chunjie wang (Jackwin)

Jackwin

Geek Repo

Location:Beijing

Github PK Tool:Github PK Tool

chunjie wang's repositories

fbga

A design based on Zynq-7020

Language:CStargazers:4Issues:4Issues:0

cpp_practice

Code development in C/C++

Language:C++Stargazers:3Issues:2Issues:0

xczu9

Xilinx MPSoC

codebase

The common used code for C/C++, Python, Intel FPGA, and Xilinx FPGA. Reduce the brain consumption

Language:C++Stargazers:1Issues:0Issues:0

hdl

HDL libraries and projects

Language:VerilogLicense:NOASSERTIONStargazers:1Issues:1Issues:0

ai_compiler_practice

Record my path to ai compiler

Language:PythonStargazers:0Issues:1Issues:0

bazel-examples

Examples for Bazel

Language:StarlarkLicense:Apache-2.0Stargazers:0Issues:0Issues:0

component_list

The electronic components that I have used in the FPGA design

Stargazers:0Issues:1Issues:0

corundum

Open source, high performance, FPGA-based NIC

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0

fonts

Patched fonts for Powerline users.

Language:ShellStargazers:0Issues:1Issues:0

fpga_tools

boost the fpga development, including hardware and software

Language:PythonStargazers:0Issues:2Issues:0

iree

đź‘»

Language:C++License:Apache-2.0Stargazers:0Issues:1Issues:0
Language:HTMLLicense:MITStargazers:0Issues:1Issues:0

llvm-tutor

A collection of out-of-tree LLVM passes for teaching and learning

Language:C++License:MITStargazers:0Issues:0Issues:0
Language:TclStargazers:0Issues:0Issues:0

my-dev-env

one-click env setup

Language:Vim ScriptStargazers:0Issues:1Issues:0

nvdla_loadables

some sample caffemodel, prototxt, test images and pre compiled loadabes .

Language:PythonStargazers:0Issues:1Issues:0

NyuziProcessor

GPGPU microprocessor architecture

Language:CLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:C++Stargazers:0Issues:1Issues:0

PaddleSlim

PaddleSlim is an open-source library for deep model compression and architecture search.

Language:PythonStargazers:0Issues:1Issues:0
Language:CStargazers:0Issues:2Issues:0

psmake

Processing System Makefiles

Language:MakefileLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:C++Stargazers:0Issues:0Issues:0

style-guides

lowRISC Style Guides

License:CC-BY-4.0Stargazers:0Issues:1Issues:0

tnoc

Network on Chip Implementation written in SytemVerilog

Language:SystemVerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

tvm

Open deep learning compiler stack for cpu, gpu and specialized accelerators

Language:PythonLicense:Apache-2.0Stargazers:0Issues:0Issues:0

verilog-axi

Verilog AXI components for FPGA implementation

Language:VerilogLicense:MITStargazers:0Issues:1Issues:0
Language:SystemVerilogStargazers:0Issues:2Issues:0
Language:TclStargazers:0Issues:2Issues:0