HHHHorrible / AXI_FIFO_BFM

AXI4 with a FIFO integrated with VIP

Accelerated Verification IP for AXI4 Protocol

Architectural Document

https://docs.google.com/document/d/1ZScPGYcdyIhPzIgY9RSm4G-kGEo2Z7ykBbS0q2b5uN0/edit

User Guide

https://docs.google.com/document/d/1fmUDGD-MMln0XgWmcXX71OrD8vQusmODv-iq_Ckhikk/edit

About

AXI4 with a FIFO integrated with VIP

Languages

Language:SystemVerilog 94.4%Language:Verilog 4.3%Language:Makefile 1.1%Language:Forth 0.1%Language:Python 0.1%Language:Tcl 0.0%