Huang Yubiao's repositories

ChampSim

ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture community.

License:Apache-2.0Stargazers:0Issues:0Issues:0

Awesome-SGX-Open-Source

A curated list of open-source projects that help exploit Intel SGX technology

Stargazers:0Issues:0Issues:0
Language:C++License:BSD-3-ClauseStargazers:0Issues:0Issues:0

macrokata

Learn Macros In Rust

Stargazers:0Issues:0Issues:0

SecSMT_Artifact

The artifact for SecSMT paper -- Usenix Security 2022

License:GPL-3.0Stargazers:0Issues:0Issues:0

r-lombok-macros

r-lombok is a rust macros that automatically plugs into your editor and build tools

License:MITStargazers:0Issues:0Issues:0

lombok-rs

Lombok port for Rust

License:Apache-2.0Stargazers:0Issues:0Issues:0

minimal-diplomacy

Example of Chisel3 Diplomacy

Stargazers:0Issues:0Issues:0

rCore

Rust version of THU uCore OS. Linux compatible.

License:MITStargazers:0Issues:0Issues:0

SPEC-config

SPEC compile

Stargazers:0Issues:0Issues:0

rocket-chip

Rocket Chip Generator

License:NOASSERTIONStargazers:0Issues:0Issues:0

chisel-template

chisel and sbt

Language:ScalaLicense:UnlicenseStargazers:0Issues:0Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:Vim scriptStargazers:0Issues:0Issues:0

linux-sgx

Intel SGX for Linux*

License:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0

linux-sgx-driver

Intel SGX Linux* Driver

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:SWIGStargazers:0Issues:0Issues:0

openenclave

SDK for developing enclaves

License:MITStargazers:0Issues:0Issues:0

opensbi

RISC-V Open Source Supervisor Binary Interface

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

riscv-linux

RISC-V Linux Port

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

riscvv-test

RISC-V vector and other assembly code examples

Stargazers:0Issues:0Issues:0

chipyard

An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more

License:BSD-3-ClauseStargazers:0Issues:0Issues:0

spectre-attack

Example of using revealed "Spectre" exploit (CVE-2017-5753 and CVE-2017-5715)

Language:CStargazers:0Issues:0Issues:0

riscv-hpmcounters

A simple utility for doing RISC-V HPM perf monitoring.

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:ScalaLicense:Apache-2.0Stargazers:0Issues:0Issues:0

sifive-blocks

Common RTL blocks used in SiFive's projects

License:Apache-2.0Stargazers:0Issues:0Issues:0