GuzTech

GuzTech

Geek Repo

Company:GuzTech

Location:The Netherlands

Home Page:www.guztech.nl

Twitter:@BitlogIT

Github PK Tool:Github PK Tool

GuzTech's repositories

misato

RISC-V Processor written in Amaranth HDL

shdl6800

shdl6800: A 6800 processor written in SpinalHDL

Language:ScalaLicense:ISCStargazers:24Issues:6Issues:0

ulx3s-nmigen-examples

nMigen examples for the ULX3S board

Language:PythonStargazers:15Issues:2Issues:0

fltk-plot

An interactive plotting library for Rust

Language:RustLicense:MITStargazers:13Issues:2Issues:0

vivado-picorv32

A Vivado IP package of the PicoRV32 RISC-V processor

Language:VerilogLicense:Apache-2.0Stargazers:7Issues:0Issues:0

verilog_ips

Various IPs implemented in Verilog

Language:SystemVerilogLicense:ISCStargazers:7Issues:2Issues:0

clisc-v

CLISC-V: A RISC-V (RV32I) processor written in CLaSH

Language:HaskellLicense:ISCStargazers:2Issues:2Issues:0

i2s

A SpinalHDL project that outputs I2S signals on a Lattice iCEstick

Language:ScalaStargazers:2Issues:2Issues:0

tinytapeout-tinysoc

A tiny SoC for TinyTapeout

Language:VerilogLicense:Apache-2.0Stargazers:2Issues:1Issues:0

prjxray

Documenting the Xilinx 7-series bit-stream format.

Language:VerilogLicense:ISCStargazers:1Issues:2Issues:0

PSRAM

PSRAM PMOD

Language:PythonLicense:MITStargazers:1Issues:2Issues:0

CFU-Playground

Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrollers (TFLM).

Language:C++License:Apache-2.0Stargazers:0Issues:1Issues:0

Chaotic-Realm

Miscellaneous webpages and tiny scripts who don't need their own repo.

Language:HTMLStargazers:0Issues:1Issues:0

corescore

CoreScore

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

DOOM

DOOM Open Source Release

Language:C++Stargazers:0Issues:2Issues:0

flplot

An interactive graph plotting library

Language:C++Stargazers:0Issues:2Issues:0

gtkwave

GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard Verilog VCD/EVCD files and allows their viewing.

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

icebreaker-litex-examples

Example litex Risc-V SOC and some example code projects in multiple languages.

Language:PythonStargazers:0Issues:1Issues:0

icebreaker-nmigen-examples

This repository contains icebreaker examples for nmigen, a refresh of migen.

Language:PythonStargazers:0Issues:1Issues:0

linux-on-litex-vexriscv

Experiments with Linux on LiteX-VexRiscv

Language:VerilogStargazers:0Issues:2Issues:0

litex

Build your hardware, easily!

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

n6800

A 6800 CPU written in nMigen

Language:PythonLicense:GPL-3.0Stargazers:0Issues:1Issues:0

neutrino

A GUI frontend in Rust based on web-view

Language:RustLicense:MITStargazers:0Issues:1Issues:0

nmigen

A refreshed Python toolbox for building complex digital hardware

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:1Issues:0

nmigen-boards

Board and connector definition files for nMigen

Language:PythonLicense:BSD-2-ClauseStargazers:0Issues:1Issues:0

tinystackproc

A tiny stack processor

Language:TclLicense:Apache-2.0Stargazers:0Issues:0Issues:0
Language:VerilogStargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0