Gabriele Bortolato (Gabriele-bot)

Gabriele-bot

Geek Repo

Location:Padua

Github PK Tool:Github PK Tool

Gabriele Bortolato's repositories

ALVEO-PYNQ_ML

Neural network inferences on Alveo cards with hls4ml framework

FPGA_projects

Some of my projects/mistakes on various FPGA boards

Language:VHDLStargazers:5Issues:1Issues:0

PYNQ_IA

Repository that contains some neural network inferences on PYNQ-Z2 board employing hls4ml

Language:AdaStargazers:4Issues:1Issues:0

ALPIDE_carrier

Carrier of an ALPIDE chip mounted on an Arduino Shield.

Language:VHDLStargazers:2Issues:2Issues:0

MOS_capacitor_calculator

Mos capacitor band diagram calculator.

Language:Jupyter NotebookStargazers:1Issues:1Issues:0

100G-verilog-RoCEv2-lite

TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.

Language:VerilogStargazers:0Issues:1Issues:0

Base2_Log

Hardware implementation of a base 2 logarithm

Language:Jupyter NotebookStargazers:0Issues:1Issues:0

FAST_CRC32

CRC computation entirely in VHDL with a generic polynomial.

Language:VHDLStargazers:0Issues:0Issues:0

fpga-network-stack

Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)

Language:C++License:BSD-3-ClauseStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0

gt-final-or

VHDL files of the phase-2 Global Trigger monitoring

Language:VHDLStargazers:0Issues:1Issues:1

hls4ml

Machine learning in FPGAs using HLS

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:0Issues:0
Language:TeXStargazers:0Issues:1Issues:0

Phase2-L1MenuTools

This repository contains the framework for the measurement of matching efficiencies, trigger turn-on curves, and scalings for the assessment of the physics performance of the CMS Phase-2 L1 Menu.

Language:PythonStargazers:0Issues:0Issues:0

verilog-ethernet

Verilog Ethernet components for FPGA implementation

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0