Giters
Chun-Feng, Chen (Chun-Feng)

Chun-Feng

Geek Repo

7

followers

58

following

8

stars

Company:National Chiao Tung University (NCTU)

Location:Hsinchu City, Taiwan

Github PK Tool:Github PK Tool

Chun-Feng, Chen's repositories

CACTI-6.0

ASIC simulation of Multi-ported Memory Module. And it can offer SRAM-based dual-port basic building block to support multiple read/write ports, and it can easily get the simulation result (like frequency, power consumption, and area... etc.).

Language:CStargazers:14Issues:0Issues:0

CACTI-6.5

This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condition circumstance.

Language:C++Stargazers:12Issues:2Issues:0

Block_RAM_Module_FPGAs

Block RAMs (BRAMs) provide two types: two ports or dual-ports mode on FPGAs.

Language:VerilogStargazers:2Issues:2Issues:0

LVT_Writes_Method

Live Value Table (LVT-based) techniques is increasing write ports method, and using table to track the latest address data.

Language:VerilogStargazers:2Issues:0Issues:0

2015CA-Course-NCTU---MM

NCTU-2015 fall CA course final project task.

Language:CStargazers:1Issues:2Issues:0

2R1W-Memory-Design

Here offer 2R1W-based building block to proposed methodology to create multi-ported memory design. And different design to support more multi-ported level growth tree.

Language:VerilogStargazers:1Issues:0Issues:0

facebooc

Yet another Facebook clone written in C

Language:CLicense:NOASSERTIONStargazers:1Issues:2Issues:0

multi2sim

Multi2Sim source code

Language:C++License:GPL-3.0Stargazers:1Issues:0Issues:0

userland

Source code for ARM side libraries for interfacing to Raspberry Pi GPU.

Language:CLicense:BSD-3-ClauseStargazers:1Issues:2Issues:0

cacti4.1

HP Labs Cacti4.1

Language:CStargazers:0Issues:2Issues:0

CO-FP-2016

NCTU EE 2016 Spring CO Final Project Basis Program

Language:CStargazers:0Issues:2Issues:0

coding-with-chrome

An Educational IDE showing off various Google EDU technologies.

Language:JavaScriptLicense:Apache-2.0Stargazers:0Issues:2Issues:0

fpga-zynq

Support for Rocket Chip on Zynq FPGAs

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:2Issues:0

jailhouse

Linux-based partitioning hypervisor

Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0

linux

Linux kernel source tree

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

linux-1

Kernel source tree for Raspberry Pi Foundation-provided kernel builds. Issues unrelated to the linux kernel should be posted on the community forum at https://www.raspberrypi.org/forum

Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0

nvidia-docker

Build and run Docker containers leveraging NVIDIA GPUs

Language:GoLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

oh-my-zsh

A delightful community-driven framework for managing your zsh configuration. Includes 200+ optional plugins (rails, git, OSX, hub, capistrano, brew, ant, php, python, etc), over 140 themes to spice up your morning, and an auto-update tool so that makes it easy to keep up with the latest updates from the community.

Language:ShellLicense:NOASSERTIONStargazers:0Issues:2Issues:0

OpenCL-Headers

Khronos OpenCL-Headers

Language:CStargazers:0Issues:2Issues:0

openstreetmap-website

Mirror of the Rails application powering http://www.openstreetmap.org (hosted at git://git.openstreetmap.org/rails.git)

Language:RubyLicense:GPL-2.0Stargazers:0Issues:2Issues:0

pcmanx

GTK version

Language:CLicense:GPL-2.0Stargazers:0Issues:2Issues:0

Replication_Reads_Method

Replicating BRAMs to support multiple reads without complex control logics(multiplexor).

Language:VerilogStargazers:0Issues:0Issues:0

riscv-boom-doc

Documentation for the BOOM processor

Language:TeXStargazers:0Issues:2Issues:0

riscv-isa-sim

Spike, a RISC-V ISA Simulator

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

riscv-tools

RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)

Language:ShellStargazers:0Issues:0Issues:0

rocket-chip

Rocket Chip Generator

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

SPIRV-LLVM

LLVM framework with SPIR-V support. It's intended to contain LLVM <-> SPIR-V converter and serve as a foundation for LLVM-based front-end compilers targeting SPIR-V.

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

SystemVerilogReference

training labs and examples

Language:SystemVerilogStargazers:0Issues:0Issues:0

the-swift-programming-language-in-chinese

中文版 Apple 官方 Swift 教程《The Swift Programming Language》

Language:CSSStargazers:0Issues:0Issues:0

tmux

tmux source code

Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0