Verilog project which is APB bus with UART and GPIO connected to it, fully implemented and synthesizable
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool