Giters

1varuna / fifo_tb_uvm

Self learnt example to write a UVM based TB. (Under construction).

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

uvmsystemverilogsystemverilog-hdlsystemverilog-simulation

fifo_tb_uvm

Check Makefile to compile and simulation For help: cat Makefile on shell to check options available

About

Self learnt example to write a UVM based TB. (Under construction).

uvmsystemverilogsystemverilog-hdlsystemverilog-simulation

Languages

Language:SystemVerilog 94.8%Language:C 2.6%Language:C++ 1.0%Language:Stata 0.8%Language:Makefile 0.8%