layup (zhouchuanrui)

zhouchuanrui

Geek Repo

Github PK Tool:Github PK Tool

layup's starred repositories

chinese-poetry

The most comprehensive database of Chinese poetry 🧶最全中华古诗词数据库, 唐宋两朝近一万四千古诗人, 接近5.5万首唐诗加26万宋诗. 两宋时期1564位词人,21050首词。

Language:JavaScriptLicense:MITStargazers:47953Issues:1157Issues:203

ChezScheme

Chez Scheme

Language:SchemeLicense:Apache-2.0Stargazers:6965Issues:354Issues:519

chisel

Chisel: A Modern Hardware Design Language

Language:ScalaLicense:Apache-2.0Stargazers:3936Issues:150Issues:1050

qt-material

Material inspired stylesheet for PySide2, PySide6, PyQt5 and PyQt6

Language:PythonLicense:BSD-2-ClauseStargazers:2327Issues:28Issues:101

arm-trusted-firmware

Read-only mirror of Trusted Firmware-A

Language:CLicense:NOASSERTIONStargazers:1915Issues:277Issues:0

cocotb

cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python

Language:PythonLicense:BSD-3-ClauseStargazers:1760Issues:109Issues:1876

uvmprimer

Contains the code examples from The UVM Primer Book sorted by chapters.

Language:SystemVerilogStargazers:475Issues:56Issues:0

py3antlr4book

Covert ANTLR4 book source code to Python3 version.

systemrdl-compiler

SystemRDL 2.0 language compiler front-end

Language:PythonLicense:MITStargazers:228Issues:27Issues:154

ipyxact

Python-based IP-XACT parser

Language:PythonLicense:MITStargazers:122Issues:16Issues:24

JSONinSV

JSON lib in Systemverilog

Language:SystemVerilogLicense:MITStargazers:42Issues:3Issues:2

Cryptography-in-Systemverilog

A collection of cryptographic algorthms implemented in SystemVerilog

Language:SystemVerilogLicense:MITStargazers:19Issues:4Issues:0

uvm_unit

A Unit-Testing Framework for SystemVerilog and UVM

Language:SystemVerilogLicense:Apache-2.0Stargazers:3Issues:2Issues:0
Language:VerilogStargazers:2Issues:2Issues:0

zheng-yijia.github.io

My Github Blog.

Language:HTMLStargazers:1Issues:0Issues:0
Language:PythonStargazers:1Issues:2Issues:0