Giters

yvnr4you / SDRAM-Verification

This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by Dinesh in Opencores.org

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

SDRAM-Verification

This is a verification project. We are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by "Dinesh in Opencores.org".

About

This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed by Dinesh in Opencores.org

Languages

Language:Verilog 91.1%Language:SystemVerilog 8.4%Language:Makefile 0.2%Language:Forth 0.2%Language:Stata 0.0%