Xilinx University Program (xupgit)

xupgit

Geek Repo

Company:Xilinx

Location:San Jose, CA, USA

Home Page:http://www.xilinx.com/university

Github PK Tool:Github PK Tool

Xilinx University Program's repositories

FPGA-Design-Flow-using-Vivado

This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite

Language:HTMLStargazers:93Issues:10Issues:0

Zynq-Design-using-Vivado

This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.

High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS

This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems using Vivado HLS. Now under 2018.2 version.

Language:VHDLStargazers:70Issues:4Issues:0
Language:TeXStargazers:28Issues:0Issues:0

Basys3

XUP Basys3 Boards' LIBs and Projects

Language:TclStargazers:26Issues:8Issues:0
Language:Jupyter NotebookStargazers:12Issues:5Issues:0

Embedded-System-Design-Flow-on-Zynq

Updated version of the XUP Workshops

Language:HTMLStargazers:11Issues:0Issues:0

VHDL

Open Hardware 2015: TU Crete; Game of Life

Language:VHDLStargazers:7Issues:2Issues:0
Language:C++Stargazers:3Issues:0Issues:0

ZedBoard-Final-System-Design

Open Hardware 2015: RUB; Complete System Design with both IP core implemented

Language:VHDLStargazers:3Issues:2Issues:0

finance.americanoption.zynq.hls

Open Hardware 2015: TU Kaiserslautern; American Option Pricing on Zynq

Language:C++Stargazers:2Issues:0Issues:0

finance.zynqpricer.hls

Open Hardware 2015: TU Kaiserslautern; Heston implementation for Zynq with Vivado HLS

Language:C++Stargazers:2Issues:0Issues:0
Language:C++Stargazers:1Issues:2Issues:0