xroumegue / litex_vexriscv_smp

Test with LiteX and VexRiscv SMP

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

[> Getting started
------------------
1. Install LiteX: https://github.com/enjoy-digital/litex/wiki/Installation

2. Run the simulation:
  ./sim.py  --cpu-variant 4c (suported: 1c, 2c, 4c, 8c)
  add --sdram-init to load the images
  add --trace to enable waveform that will be located in build/sim/gateware/sim.vcd

3. Test on Hardware (Arty A7 or Nexys Video):
  ./target.py --cpu-variant (suported: 1c, 2c, 4c, 8c) --uart-baudrate=1000000 --build --load
  lxterm --images=images.json /dev/ttyUSBX --speed=1000000 --no-crc

About

Test with LiteX and VexRiscv SMP


Languages

Language:Verilog 99.8%Language:Python 0.2%Language:Assembly 0.0%Language:C 0.0%Language:Shell 0.0%Language:Makefile 0.0%