Bo- Cheng, Wei (xitorzx)

xitorzx

Geek Repo

Company:LPHP Lab, NCKU EE

Location:No.1, University Road, Tainan City 701, Taiwan (R.O.C.)

Github PK Tool:Github PK Tool

Bo- Cheng, Wei's repositories

How-to-make-16-bit-adder-in-Verilog

How to make 16-bit adder in Verilog #VLSI #Verilog

Stargazers:1Issues:0Issues:0
Language:C++Stargazers:0Issues:0Issues:0

cpython

The Python programming language

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:2Issues:0
Language:PythonStargazers:0Issues:2Issues:0
Language:CStargazers:0Issues:2Issues:0
Language:CStargazers:0Issues:0Issues:0
Language:CStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:2Issues:0
Stargazers:0Issues:2Issues:0
Language:PythonStargazers:0Issues:2Issues:0

PUF_temperature

used in puf analysis

Language:PythonStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:0Issues:0

ResponsiveSlides.js

Simple & lightweight responsive slider plugin (in 1kb)

Language:JavaScriptStargazers:0Issues:0Issues:0
Language:SystemVerilogStargazers:0Issues:0Issues:0
Language:PythonStargazers:0Issues:2Issues:0
Language:ArduinoStargazers:0Issues:2Issues:0

Tkinter-By-Example

Learn Tkinter By Example - a free book

Language:PythonStargazers:0Issues:2Issues:0

tutorials

机器学习相关教程

Language:PythonLicense:MITStargazers:0Issues:0Issues:0
Language:HTMLStargazers:0Issues:0Issues:0
Stargazers:0Issues:2Issues:0