smart's starred repositories

cnn_hardware_acclerator_for_fpga

This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs

Language:VerilogStargazers:154Issues:0Issues:0

neural-engine

Everything we actually know about the Apple Neural Engine (ANE)

License:MITStargazers:1983Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:46Issues:0Issues:0

NEURAghe

NEURAghe project. CNN Accelerator

Language:VHDLStargazers:6Issues:0Issues:0

CXLMemSim

A place to store the CXL simulator

Language:C++Stargazers:119Issues:0Issues:0

excelCPU

16-bit CPU for Excel, and related files

Language:PythonLicense:CC0-1.0Stargazers:4397Issues:0Issues:0

hwd-prefetch-study

A Study of the SiFive Inclusive L2 Cache

Language:CStargazers:32Issues:0Issues:0

gem5-for-CXL

this is a repository based on gem5 and aims to be modified for CXL

Language:C++Stargazers:16Issues:0Issues:0

rapidchiplet

A toolchain for rapid design space exploration of chiplet architectures

Language:C++Stargazers:26Issues:0Issues:0

PyTorch-CPP

PyTorch C++ inference with LibTorch

Language:C++Stargazers:331Issues:0Issues:0
Language:ScalaLicense:NOASSERTIONStargazers:161Issues:0Issues:0
Language:C++Stargazers:1Issues:0Issues:0
Language:C++License:Apache-2.0Stargazers:21Issues:0Issues:0

opentitan

OpenTitan: Open source silicon root of trust

Language:SystemVerilogLicense:Apache-2.0Stargazers:2470Issues:0Issues:0

KernelBench-ARM

Key Scientific Computing Kernels for HPC Workloads on ARM

Language:CStargazers:3Issues:0Issues:0

ChampSim

ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture community.

Language:C++License:Apache-2.0Stargazers:480Issues:0Issues:0

Hermes

A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical path, as described by MICRO 2022 paper by Bera et al. (https://arxiv.org/pdf/2209.00188.pdf)

Language:C++License:MITStargazers:64Issues:0Issues:0

Code-Selection-For-SpMV-Using-Deep-Learning

Reimplementation of the paper "A Code Selection Mechanism Using Deep Learning" in Python.

Language:PythonStargazers:4Issues:0Issues:0
Language:CLicense:GPL-3.0Stargazers:12Issues:0Issues:0

CSR2

A New Format for SIMD-accelerated SpMV

Language:C++License:MITStargazers:19Issues:0Issues:0

spmv-vector-cache

A Vector Caching Scheme for Streaming FPGA SpMV Accelerators

Language:CLicense:BSD-3-ClauseStargazers:10Issues:0Issues:0

SparseP

SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) architectures. SparseP is developed to evaluate and characterize the first publicly-available real-world PIM architecture, the UPMEM PIM architecture. Described by C. Giannoula et al. [https://arxiv.org/abs/2201.05072]

Language:CLicense:MITStargazers:71Issues:0Issues:0
Language:AssemblyStargazers:5Issues:0Issues:0

gem5_docker

Run gem5 in Docker, avoiding issues with gem5 in newer OS and gcc versions

Language:DockerfileStargazers:8Issues:0Issues:0

quantitative

量化交易:python3

Language:PythonStargazers:1929Issues:0Issues:0

verilog_emacsauto.vim

verilog filetype plugin to enable emacs verilog-mode autos

Language:Vim scriptStargazers:22Issues:0Issues:0

vscode-verilog-integration

使用 VSCode 舒适地开发 Verilog

Stargazers:27Issues:0Issues:0

Benchmark_SpMV_using_CSR5

CSR5-based SpMV on CPUs, GPUs and Xeon Phi

Language:C++License:MITStargazers:91Issues:0Issues:0

arm-gem5-rsk

Official repository of the Arm Research Starter Kit on System Modeling using gem5

Language:ShellLicense:NOASSERTIONStargazers:111Issues:0Issues:0

fait-maison-spmv

Sparse Matrix-Vector Multiplication implementations in C

Language:CStargazers:22Issues:0Issues:0