Ruijie (Jerry) Gao's repositories
gpgpu-optimized
GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
accel-sim-framework
This is the top-level repository for the Accel-Sim framework.
Language:PythonNOASSERTION000
Language:C000
chisel-aes
Chisel implementation of AES
Language:Scala000
chiselv-test
A RISC-V Core (RV32I) written in Chisel HDL
Language:ScalaMIT000
digilent-xdc
A collection of Master XDC files for Digilent FPGA and Zynq boards.
Language:TclMIT000
Language:Jupyter Notebook000
flash-attention
Fast and memory-efficient exact attention
Language:PythonBSD-3-Clause000
FlexFlow
A distributed deep learning framework.
Apache-2.0000
Apache-2.0000
Language:Python000
Language:Cuda000
Language:C++000
Language:Lua000
Language:JavaScriptMIT000
nvim
A launch point for your personal nvim configuration
Language:LuaMIT000
Language:HTML000
ostep-projects
Projects for an undergraduate OS course
000
Language:Python000
Language:Python000
Language:Python000
v2ray-core
A platform for building proxies to bypass network restrictions.
MIT000
v2rayA
A web GUI client of Project V which supports VMess, VLESS, SS, SSR, Trojan, Tuic and Juicity protocols. 🚀
AGPL-3.0000
Language:SCSSMIT000
vta-distro
A repository to cache VTA bistreams
Apache-2.0000
wuliJerry
Config files for my GitHub profile.
000
yosys
Yosys Open SYnthesis Suite
Language:C++ISC000
MIT000