Ruige Lee (whutddk)

whutddk

User data from Github https://github.com/whutddk

Company:Wuhan University of Technology

Location:Wuhan China

Home Page:whutddk.github.io

GitHub:@whutddk

Ruige Lee's repositories

RiftCore

RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System

Language:VerilogLicense:Apache-2.0Stargazers:44Issues:2Issues:0

Rift2Core

Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.

Language:ScalaLicense:Apache-2.0Stargazers:40Issues:4Issues:2
Stargazers:0Issues:0Issues:0

Blockchain-dark-forest-selfguard-handbook

Blockchain dark forest selfguard handbook. Master these, master the security of your cryptocurrency.

Stargazers:0Issues:0Issues:0

caravel-gf180mcu

This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efabless/caravel.

License:Apache-2.0Stargazers:0Issues:0Issues:0

caravel_user_project

https://caravel-user-project.readthedocs.io

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

CnC_Red_Alert

Command and Conquer: Red Alert

License:NOASSERTIONStargazers:0Issues:0Issues:0

constellation

A Chisel RTL generator for network-on-chip interconnects

Language:ScalaLicense:BSD-3-ClauseStargazers:0Issues:0Issues:0

DARC

Decentralized Autonomous Regulated Company (DARC), a company virtual machine that runs on any EVM-compatible blockchain, with on-chain law system, multi-level tokens and dividends mechanism.

Language:TypeScriptLicense:NOASSERTIONStargazers:0Issues:0Issues:0

evil.js

Use with caution

License:MITStargazers:0Issues:0Issues:0

jtdx

JTDX

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0

Knowledge-Base

Knowledge Base 慢雾安全团队知识库

Stargazers:0Issues:0Issues:0
Language:ScalaLicense:UnlicenseStargazers:0Issues:1Issues:0

mpwData

This is a repo storing the files in each MPW

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Stargazers:0Issues:1Issues:0

picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Language:VerilogLicense:ISCStargazers:0Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

riscv-isa-manual

RISC-V Instruction Set Manual

Language:TeXLicense:CC-BY-4.0Stargazers:0Issues:0Issues:0
Language:CLicense:NOASSERTIONStargazers:0Issues:0Issues:0

riscv-torture

RISC-V Torture Test

Language:ScalaStargazers:0Issues:0Issues:0
Language:ScalaLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Language:ShellStargazers:0Issues:0Issues:0