WeiChungWu

WeiChungWu

Geek Repo

Location:HsinChu, Taiwan

Github PK Tool:Github PK Tool

WeiChungWu's repositories

vim-SystemVerilog

SystemVerilog syntax highlight/indent support in vim

Language:Vim scriptLicense:MITStargazers:49Issues:9Issues:5

UVM_UART_Example

An UVM example of UART

Language:SystemVerilogStargazers:14Issues:1Issues:3

dotvim

my .vim setting

Language:Vim scriptStargazers:2Issues:0Issues:0

vim-easygrep

Fast and Easy Find and Replace Across Multiple Files

Language:Vim scriptLicense:UnlicenseStargazers:1Issues:0Issues:0