WeiChungWu's repositories
vim-SystemVerilog
SystemVerilog syntax highlight/indent support in vim
UVM_UART_Example
An UVM example of UART
vim-easygrep
Fast and Easy Find and Replace Across Multiple Files
SystemVerilog syntax highlight/indent support in vim
An UVM example of UART
Fast and Easy Find and Replace Across Multiple Files