Giters

wdlctc / my_ddr

ddr_test

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

This is a project using AXI DMA to control DDR3 date stream on ZYNQ-7000 serial borads.

About

ddr_test

Languages

Language:Verilog 73.5%Language:Tcl 14.7%Language:HTML 10.2%Language:Pascal 1.5%