utkarshad21

utkarshad21

Geek Repo

0

followers

0

following

0

stars

Github PK Tool:Github PK Tool

utkarshad21's repositories

4-bit-Full-Adder-using-Verilog-HDL

Verilog code and testbench for 4-bit full adder

Language:VerilogStargazers:1Issues:1Issues:0

FSM-Sequence-Detector-using-Verilog

FSM: Sequence Detector using Verilog HDL

Language:VerilogStargazers:1Issues:1Issues:0

Ring-Johnson-Counter

Verilog code for Ring-Johnson Counter.

Language:VerilogStargazers:0Issues:1Issues:0

Simulation-based-Room-security-and-Automation-system-using-Multisim

A room features a 5-digit binary lock. A correct pin unlocks the door. Inside, a motion detector activates the light and air conditioner (if the temperature is high). After three incorrect pin attempts, an alarm triggers and notifies the owner. The alarm also activates if movement is detected with the door unlocked.

Stargazers:0Issues:0Issues:0