Udi Finkelstein's repositories

qinpad

Keyboard application for Xiaomi Qin 1s and compatible phones

Language:KotlinStargazers:1Issues:1Issues:0

BusPirate5-docs-firmware

Bus Pirate 5 Firmware Documentation

Language:JavaScriptLicense:MITStargazers:0Issues:0Issues:0

cppsv

CPP SystemVerilog util

Language:C++Stargazers:0Issues:1Issues:0

CPUcamp

My entry for intel's design challenge (galdv/CPUcamp repo)

Language:SystemVerilogStargazers:0Issues:1Issues:0

cycles_johnson_meyer

find all circuits of a directed graph using johnson's algorithm and java implementation by frank meyer

Stargazers:0Issues:0Issues:0

directed_graph_playground

An Android GUI front end to various Graph Theory algorithms

Language:JavaStargazers:0Issues:0Issues:0

gwbackupy2sqlite

Create an SQLite metadata database from an existing gwbackupy gmail backup for browsing using datasette

Language:GoLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

hectare

VHDL generator from SystemRDL

Language:PythonLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

inverseCSG

inversecsg code from paper https://dl.acm.org/citation.cfm?id=3275006 adapted to generate node-occ-csg-editor code

Language:C++Stargazers:0Issues:1Issues:0

iverilog

Icarus Verilog

Language:C++License:LGPL-2.1Stargazers:0Issues:2Issues:0

libretrack

Private, cross-platform package tracking app

License:GPL-3.0Stargazers:0Issues:0Issues:0

LibXSVF-ESP

ESP32/8266 Arduino as (X)SVF JTAG programmer

Language:CStargazers:0Issues:2Issues:0

openjscad-objects-V2

Objects created using JSCAD v2

Language:JavaScriptStargazers:0Issues:2Issues:0

openscad-step-reader

Proof-of-concept for OpenSCAD step file importing

Language:C++License:LGPL-2.1Stargazers:0Issues:0Issues:0

pdf_grok

Analyze financial PDFs (banks, credit cards) and analyze the data inside

Language:PythonStargazers:0Issues:1Issues:0

PeakRDL-pdf

Converts the SystemRDL data into pdf Register specification

Language:PythonLicense:GPL-3.0Stargazers:0Issues:0Issues:0

PeakRDL-regblock

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

Language:PythonLicense:GPL-3.0Stargazers:0Issues:0Issues:0

Simple-Dialer

A handy phone call manager with phonebook, number blocking and multi-SIM support

Language:KotlinLicense:GPL-3.0Stargazers:0Issues:0Issues:0

slang

SystemVerilog compiler and language services

Language:C++License:MITStargazers:0Issues:0Issues:0

Surelog

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0

systemrdl-compiler

SystemRDL 2.0 language compiler front-end

License:MITStargazers:0Issues:0Issues:0

tavplus

Track Tav Plus gift cards (Mega / Yenot Bitan)

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

TraditionalT9

T9 English IME input for Android using hardware keypad. (e.g. SoftBank 007SH)

Language:JavaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

verilator

Verilator open-source SystemVerilog simulator and lint system

Language:C++License:LGPL-3.0Stargazers:0Issues:1Issues:0

verilog-vcd-parser

A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.

Language:C++License:MITStargazers:0Issues:2Issues:0

VGAstarter_DE10_lite

Starter Verilog project for VGA games on DE10 lite

Language:VerilogStargazers:0Issues:0Issues:0

webexec

WebRTC server for executing command over pseudo tty and piping it’s stdin & out over data channels

Language:GoLicense:MITStargazers:0Issues:0Issues:0

yaccDate

A Go package for parsing dates in a flexible way

Language:YaccLicense:BSD-3-ClauseStargazers:0Issues:1Issues:0

YAPP_Box

Yet Another Parametric Projectbox Box

Language:OpenSCADLicense:MITStargazers:0Issues:0Issues:0