tomverbeure / mr1

MR1 formally verified RISC-V CPU

Home Page:https://tomverbeure.github.io/risc-v/2018/11/19/A-Bug-Free-RISC-V-Core-without-Simulation.html

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

MR1

A hobby RISC-V CPU core to learn riscv-formal and SpinalHDL.

See my write-up here: A Bug Free RISC-V Core without Simulation.

While this core works and has passed the riscv-formal test suite, it's not nearly as good as the VexRiscv core, which is smaller, synthesizes with higher clocks, and has better IPC even in slow configurations.

About

MR1 formally verified RISC-V CPU

https://tomverbeure.github.io/risc-v/2018/11/19/A-Bug-Free-RISC-V-Core-without-Simulation.html

License:The Unlicense


Languages

Language:Scala 54.0%Language:Verilog 37.0%Language:Makefile 4.0%Language:Ruby 3.5%Language:C 0.7%Language:Mathematica 0.6%Language:Assembly 0.2%Language:Shell 0.1%