tmatsuya / kc705sfp

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

KC705 internal SFP+ module test project (Work In Progress)
-----------------------------
[> Directory Structure
 /cores/      Cores library, with Verilog sources, test benches and documentation.
 /boards/     Top-level design files, constraint files and Makefiles
              for supported FPGA boards.
 /doc/        Documentation.

[> Support Boards
1- Xilinx Kintex-7 FPGA Connectivity Kit
2- Xilinx KC705 and FM-S14

[> Building tools
You will need:
 - Xilinx Vivado 2014.3.1

[> How to build
1- cd boards/kc705/synthesis
2- ./make_gui.sh (you need run vivado) or ./make_batch.sh

[> Quickstart
1- connect serial and JTAG cables
2- cd boards/kc705/synthesis
3- ./load.sh (or ./flash.sh)

[> History

About


Languages

Language:Perl 95.4%Language:Verilog 4.1%Language:Shell 0.3%Language:Tcl 0.2%Language:Makefile 0.0%