timmy61109

followers

following

stars

@GemYamTechnology @TSVS-Special-Topic-Group @Lightning-Rock-Cultural-Enterprise @Agile-Tree-Climbing-Team

@Taiwan

https://timmy61109.blogspot.com/

Wu Chenzhi's starred repositories

trilium

Build your personal knowledge base with Trilium Notes

Language:JavaScriptAGPL-3.026913 273 3474

setup-ipsec-vpn

Scripts to build your own IPsec VPN server, with IPsec/L2TP, Cisco IPsec and IKEv2

Language:ShellNOASSERTION25051 651 1448

bashtop

Linux/OSX/FreeBSD resource monitor

Language:ShellApache-2.010771 164 191

netbird

Connect your devices into a secure WireGuard®-based overlay network with SSO, MFA and granular access controls.

Language:GoBSD-3-Clause10770 85 1200

e200_opensource

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Language:VerilogApache-2.02613 229 43

ghdl

VHDL 2008/93/87 simulator

Language:VHDLGPL-2.02348 100 2169

PyLaTeX

A Python library for creating LaTeX files

Language:PythonMIT2251 70 245

python-gitlab

A python wrapper for the GitLab API.

Language:PythonLGPL-3.02240 53 1280

nextpnr

nextpnr portable FPGA place and route tool

Language:C++ISC1287 72 427

e203_hbirdv2

The Ultra-Low Power RISC-V Core

Language:VerilogApache-2.01216 35 19

charts

Community Helm Chart Repository

Language:SmartyAGPL-3.01127 13 2259

icestorm

Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)

Language:PythonISC987 75 133

wavedrom.github.io

Digital timing diagram editor

Language:JavaScriptMIT921 66 71

slang

SystemVerilog compiler and language services

Language:C++MIT597 29 677

FPGA-USB-Device

An FPGA-based USB full-speed device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB full-speed device端控制器，可实现USB串口、USB摄像头、USB音频、U盘、USB键盘等设备，只需要3个FPGA普通IO，而不需要额外的接口芯片。

Language:VerilogGPL-3.0577 25 22

BSV_Tutorial_cn

一篇全面的 Bluespec SystemVerilog (BSV) 中文教程，介绍了BSV的调度、FIFO数据流、多态等高级特性，展示了BSV相比于传统Verilog开发的优势。

Language:BluespecGPL-3.0498 10 25

arachne-pnr

Place and route tool for FPGAs

Language:C++MIT413 63 71

lab0-c

C Programming Lab: Assessing Your C Programming Skills

Language:CNOASSERTION412 15 24

prjtrellis

Documenting the Lattice ECP5 bit-stream format.

Language:PythonNOASSERTION398 35 70

webui

TrueNAS Angular UI

Language:TypeScriptGPL-3.0368 340

concurrency-primer

The basics of low-level concurrency in a sub-30 minute read

Language:TeXNOASSERTION174 10 3

hbird-sdk

OpenSource HummingBird RISC-V Software Development Kit

Language:CApache-2.0141 7 7

hbird-e-sdk

Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/

Language:CNOASSERTION110 10 4

concurrency-primer

Concurrency Primer

Language:TeXCC-BY-SA-4.079 6 5

truenas-csp

TrueNAS Container Storage Provider for HPE CSI Driver for Kubernetes

Language:PythonMIT68 6 39

fixes

Some development things

Language:Python62 7 1

ulx4m

PCB for ULX4M FPGA R&D board

Language:ANTLRNOASSERTION47 10 48

Legal-Attest-Letter-Generator-TW-Django

Web version of legal attest letter generator - based on Django

Language:PythonNOASSERTION30 2 1

verilog

wavedrom to verilog converter

Language:JavaScriptMIT15 12 2

unotools

Language:PythonApache-2.0200