thesourcerer8's starred repositories

Metropolis

A modern, geometric typeface by @chrismsimpson (last commit @ 85fa625 Jun 9, 2020 before deletion) Removed because of https://discourse.mozilla.org/t/metropolis-font-repo-missing/69415/3

Language:PythonLicense:UnlicenseStargazers:324Issues:0Issues:0

Circuit-Designers-Etiquette

A set of rules and recommendations for analog and digital circuit designers.

License:Apache-2.0Stargazers:21Issues:0Issues:0

VLSI-Laboratory-NIT-Rourkela

Laboraory manuals and Discussion

Language:VerilogLicense:GPL-3.0Stargazers:1Issues:0Issues:0
Language:VerilogLicense:Apache-2.0Stargazers:1Issues:0Issues:0

usbrply

Replay USB messages from Wireshark (.cap) files

Language:PythonLicense:ISCStargazers:289Issues:0Issues:0

RcloneBrowser

Simple cross platform GUI for rclone. Supports macOS, GNU/Linux, BSD family and Windows.

Language:C++License:MITStargazers:2191Issues:0Issues:0

open-funding

A guide for researching ways of funding open source projects.

Stargazers:661Issues:0Issues:0

msvsd_one_bit_adc

VSD Research Program

Language:Jupyter NotebookStargazers:8Issues:0Issues:0
Language:PerlLicense:BSD-3-ClauseStargazers:28Issues:0Issues:0

n8n

Free and source-available fair-code licensed workflow automation tool. Easily automate tasks across different services.

Language:TypeScriptLicense:NOASSERTIONStargazers:41658Issues:0Issues:0

ILP-SAT-Detailed-Router

ILP SAT Detailed Router

Language:PerlLicense:BSD-3-ClauseStargazers:11Issues:0Issues:0

SMT-based-STDCELL-Layout-Generator-for-PROBE2.0

SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0

Language:PerlLicense:BSD-3-ClauseStargazers:15Issues:0Issues:0
Language:SMTLicense:BSD-3-ClauseStargazers:3Issues:0Issues:0

SMT-based-STDCELL-Layout-Generator

SMT-based-STDCELL-Layout-Generator

Language:PerlLicense:BSD-3-ClauseStargazers:14Issues:0Issues:0
Language:PythonLicense:NOASSERTIONStargazers:54Issues:0Issues:0

tradesim

TradeSim is a Trading Simulator application write in Vala for Elementary OS

Language:ValaLicense:GPL-3.0Stargazers:54Issues:0Issues:0

asg

An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.

Language:PythonLicense:MITStargazers:18Issues:0Issues:0

IHP-Open-PDK

130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design

Language:HTMLLicense:Apache-2.0Stargazers:311Issues:0Issues:0

Open-Reflow

A controller for self-reflowing PCBs

Language:C++License:CC-BY-SA-4.0Stargazers:251Issues:0Issues:0

caravel_user_project

https://caravel-user-project.readthedocs.io

Language:VerilogLicense:Apache-2.0Stargazers:170Issues:0Issues:0
Language:PythonLicense:Apache-2.0Stargazers:36Issues:0Issues:0

fdfdb

FlashDetector Flash Database (SiliconMotion, Innostor, JMicron and more!)

Language:PHPStargazers:53Issues:0Issues:0

hddsuperclone

HDDSuperClone, HDDSuperTool

Language:CLicense:GPL-2.0Stargazers:383Issues:0Issues:0

libretto

Characterizer

Language:PythonLicense:GPL-2.0Stargazers:16Issues:0Issues:0

scopehal-apps

ngscopeclient and other client applications for libscopehal.

Language:C++License:BSD-3-ClauseStargazers:510Issues:0Issues:0
Language:PythonLicense:Apache-2.0Stargazers:17Issues:0Issues:0

oak

Meaningful control of data in distributed systems.

Language:RustLicense:Apache-2.0Stargazers:979Issues:0Issues:0

argos-translate

Open-source offline translation library written in Python

Language:PythonLicense:MITStargazers:3352Issues:0Issues:0

VSDOpen2020_TLV_RISC-V_Tutorial

For students of the VSDOpen2020 TL-Verilog RISC-V Tutorial

License:BSD-3-ClauseStargazers:5Issues:0Issues:0

SoC_Automation

SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports AMBA AHB and APB.

Language:VerilogLicense:GPL-2.0Stargazers:35Issues:0Issues:0