Giters

tgiv014 / ECE441-Project-2

Verilog code for synchronous 50,000,000:1 clock divider, 4 bit up counter, and seven segment decoder.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

ECE441-Project-2

About

Verilog code for synchronous 50,000,000:1 clock divider, 4 bit up counter, and seven segment decoder.

License:MIT License

Languages

Language:Verilog 100.0%Language:Coq 0.0%