Giters

tanmayaeron / CS203_Labs

Implement basic hardware in verilog

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

CS203_Labs

Includes labs(verilog modelling) in the course CS203 Digital Logic Design

About

Implement basic hardware in verilog

Languages

Language:Verilog 74.6%Language:C++ 25.4%