tangxifan's repositories

libOpenFPGA

Useful Libraries for OpenFPGA project

Language:C++License:MITStargazers:4Issues:2Issues:0

micro_benchmark

Micro Benchmarks for FPGA design verification

Language:VerilogLicense:MITStargazers:3Issues:2Issues:4
Language:VerilogLicense:Apache-2.0Stargazers:0Issues:0Issues:0

hdl-benchmarks

Collection of open HDL modules, subsystems and microprocessors (benchmarks) that are used for related tools testing.

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

hfill

A speculative polyfill to use the h element in HTML

Language:JavaScriptLicense:CC0-1.0Stargazers:0Issues:0Issues:0

rabbit-fudan

Automatically exported from code.google.com/p/rabbit-fudan

Language:CStargazers:0Issues:0Issues:7

dspfilters

A collection of demonstration digital filters

Stargazers:0Issues:0Issues:0

libargparse

A C++ command-line parsing library

Language:C++License:MITStargazers:0Issues:1Issues:0

logik

A configurable RTL to bitstream FPGA toolchain

License:MITStargazers:0Issues:0Issues:0
License:Apache-2.0Stargazers:0Issues:0Issues:0

OpenFPGA

An Open-source FPGA IP Generator

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0
Language:Jupyter NotebookStargazers:0Issues:0Issues:0
Language:PythonLicense:MITStargazers:0Issues:1Issues:0

ResInsight

3D viewer and post processing of reservoir models

Language:C++License:GPL-3.0Stargazers:0Issues:0Issues:0

sphinx_doc_template

A template project for Sphinx-based documentation

License:MITStargazers:0Issues:1Issues:0

Surelog

SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX

Language:C++License:Apache-2.0Stargazers:0Issues:0Issues:0

tcl

The Tcl Core. (Mirror of core.tcl-lang.org)

License:NOASSERTIONStargazers:0Issues:0Issues:0

verilog_spi

A simple Verilog SPI master / slave implementation featuring all 4 modes.

License:LGPL-2.1Stargazers:0Issues:0Issues:0

VexRiscv

A FPGA friendly 32 bit RISC-V CPU implementation

License:MITStargazers:0Issues:0Issues:0

vtr-verilog-to-routing

Verilog to Routing -- Open Source CAD Flow for FPGA Research

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0

yosys-bigsim

A collection of big designs to run post-synthesis simulations with yosys

Stargazers:0Issues:0Issues:0

zipcpu

A small, light weight, RISC CPU soft core

Stargazers:0Issues:0Issues:0