Sumit Kumar Yadav (sumit-2020)

sumit-2020

Geek Repo

Location:IIT Roorkee

Github PK Tool:Github PK Tool


Organizations
OpenSourceSilicon

Sumit Kumar Yadav's repositories

Language:VerilogStargazers:5Issues:2Issues:0

FPGA

Verilog implementation of a simple CLB based FPGA inspired from Xilinx XC2018

Language:VerilogStargazers:2Issues:2Issues:0

CampusBuddy

building campus buddy android app

Language:JavaStargazers:1Issues:2Issues:0

androidstudio18

fuzzy search in android studio

Stargazers:0Issues:0Issues:0
Language:AssemblyStargazers:0Issues:2Issues:0

FPGA-PS2-Interface

Verilog code for interfacing with a standard PS2 keyboard

Language:VerilogStargazers:0Issues:0Issues:0
Stargazers:0Issues:2Issues:0
Language:TeXStargazers:0Issues:2Issues:0

jinora

Slack webhook app to create anonymous public channels

Language:CoffeeScriptStargazers:0Issues:2Issues:0
Language:AssemblyStargazers:0Issues:2Issues:0

playground

Generic repository to share small samples.

Language:JavaStargazers:0Issues:0Issues:0

Pong

A simple pong game written in C. Writing this to look at the ncurses library

Language:CStargazers:0Issues:2Issues:0

ramulator

A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, WIOx, HBMx, and various academic proposals. Described in the IEEE CAL 2015 paper by Kim et al. at http://users.ece.cmu.edu/~omutlu/pub/ramulator_dram_simulator-ieee-cal15.pdf

Language:C++License:MITStargazers:0Issues:3Issues:0

Stepper-Driver

A stepper driver's digital circuit. Quite simple.

Language:VerilogStargazers:0Issues:2Issues:0

sumit_cadence

A simple Island Style FPGA design

Language:PythonStargazers:0Issues:0Issues:0
Language:TeXStargazers:0Issues:2Issues:0

tcore

Design of Processing Elements (PEs) for a tensorcore to implement matrix multiplication and addition using rank-1 update scheme

Language:C++Stargazers:0Issues:2Issues:0
License:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:0Issues:0