胡毅 (Stephen-HuYi)

Stephen-HuYi

Geek Repo

0

followers

0

following

Company:Tsinghua University

Github PK Tool:Github PK Tool

胡毅's starred repositories

video_stabilization

对一段视频防抖,对实时视频防抖(usb相机、rtsp相机)

Language:C++Stargazers:57Issues:0Issues:0

Beamforming_Examples

some Matlab examples of microphone array beamforming

Language:MATLABStargazers:93Issues:0Issues:0

beamforming

常规beamforming,MVDR等

Language:MatlabStargazers:40Issues:0Issues:0

beamforming

Matlab files for various types of beamforming

Language:MATLABStargazers:277Issues:0Issues:0
Language:VerilogStargazers:3Issues:0Issues:0
Language:VerilogStargazers:5Issues:0Issues:0

FPGA_Ultrasound_DAS_Beamformer

This repository contains codes and texts related with the FPGA RTL Implementation of the Delay and Sum Beamformer

Language:VerilogLicense:MITStargazers:12Issues:0Issues:0

beamforming

不同波束形成算法仿真,共计30余种

Language:PythonStargazers:186Issues:0Issues:0

FPGA_Ultrasound

CMU 18545 FPGA project -- Multi-channel ultrasound data acquisition and beamforming system.

Language:VerilogLicense:GPL-3.0Stargazers:58Issues:0Issues:0

Deep-Neural-Network-Hardware-Accelerator

My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket

Language:VerilogStargazers:19Issues:0Issues:0

CNN-ACCELERATOR

Hardware accelerator for convolutional neural networks

Language:VerilogLicense:GPL-3.0Stargazers:23Issues:0Issues:0

FPGA-CNN-accelerator-based-on-systolic-array

2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。

Language:VerilogLicense:GPL-3.0Stargazers:103Issues:0Issues:0

AI-Chip

A list of ICs and IPs for AI, Machine Learning and Deep Learning.

Language:PHPStargazers:1620Issues:0Issues:0

yolov2_xilinx_fpga

A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard

Language:CLicense:MITStargazers:748Issues:0Issues:0

FPGA

帮助大家进行FPGA的入门,分享FPGA相关的优秀文章,优秀项目

Stargazers:3677Issues:0Issues:0

tinyTPU

Implementation of a Tensor Processing Unit for embedded systems and the IoT.

Language:VHDLLicense:NOASSERTIONStargazers:373Issues:0Issues:0
Language:VHDLLicense:Apache-2.0Stargazers:175Issues:0Issues:0

ZYNQ-NVDLA

NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.

Language:VerilogStargazers:292Issues:0Issues:0

CNN-FPGA

Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database

Language:VerilogStargazers:340Issues:0Issues:0

TF2

An Open Source Deep Learning Inference Engine Based on FPGA

Language:PythonLicense:Apache-2.0Stargazers:153Issues:0Issues:0

ethernet-fmc-processorless

Example designs for using Ethernet FMC without a processor (ie. state machine based)

Language:VerilogLicense:MITStargazers:26Issues:0Issues:0

website

Pattern Lab's website: patternlab.io

Language:HTMLStargazers:57Issues:0Issues:0

elevate-lab-website

A website to inform and invite contributors to elevate-lab

Language:HTMLLicense:MITStargazers:18Issues:0Issues:0

CNN-FPGA

使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用

Language:VerilogLicense:MITStargazers:475Issues:0Issues:0

Convolutional-Neural-Network

Implementation of CNN using Verilog

Language:VerilogStargazers:172Issues:0Issues:0

convolution_network_on_FPGA

CNN acceleration on virtex-7 FPGA with verilog HDL

Language:VerilogStargazers:395Issues:0Issues:0

Hardware-CNN

A convolutional neural network implemented in hardware (verilog)

Language:VerilogLicense:MITStargazers:149Issues:0Issues:0

CNN-Accelerator-VLSI

Convolutional accelerator kernel, target ASIC & FPGA

Language:VerilogLicense:Apache-2.0Stargazers:151Issues:0Issues:0

CNNAF-CNN-Accelerator_init

CNN-Accelerator based on FPGA developed by verilog HDL.

Language:VerilogLicense:MITStargazers:44Issues:0Issues:0

Image-Classification-PyTorch

Learning and Building Convolutional Neural Networks using PyTorch

Language:PythonLicense:GPL-3.0Stargazers:196Issues:0Issues:0