sjdavies / minimoog

FPGA simulation of the classic MiniMoog analog synthesiser.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

minimoog

FPGA simulation of the classic MiniMoog analog synthesiser.

Target hardware is the Papilio Pro and Retrocade Synth megawing from Gadget Factory (http://www.gadgetfactory.net).

Code is written for Xilinx Spartan 6 in Verilog using the Xilinx ISE 14.4 toolset.

10 Second Tour

  1. The author has never owned or played a Minimoog.

  2. All design decisions are based on 3 & 4 below.

  3. Source: http://en.wikipedia.org/wiki/Minimoog

  4. Source: http://media.soundonsound.com/sos/jun01/images/fig01minimoogblock.l.gif

  5. Design is hierarchical Verilog.

  6. Top level module is top.v (start your reading here).

  7. This project is about the journey, not the destination.

  8. If you disagree with (7) then http://www.ebay.com

  9. Further documentation can be found in index.html (in project root)

  10. Enjoy!

About

FPGA simulation of the classic MiniMoog analog synthesiser.


Languages

Language:Verilog 100.0%