SiFive (sifive)

SiFive

sifive

Geek Repo

We bring RISC-V, software, and silicon experts together to innovate with a modern, software-driven approach to semiconductors.

Location:1875 South Grant Street Suite 600, San Mateo, CA 94402

Home Page:https://www.sifive.com

Github PK Tool:Github PK Tool

SiFive's repositories

freedom-e-sdk

Open Source Software for Developing on the Freedom E Platform - Deprecated

Language:CLicense:NOASSERTIONStargazers:582Issues:98Issues:109

freedom-u-sdk

Freedom U Software Development Kit (FUSDK)

freedom-metal

Bare Metal Compatibility Library for the Freedom Platform

Language:CLicense:NOASSERTIONStargazers:152Issues:66Issues:50

riscv-llvm

SiFive's LLVM working tree

wake

The SiFive wake build tool

Language:C++License:NOASSERTIONStargazers:85Issues:40Issues:386

benchmark-dhrystone

"DHRYSTONE" Benchmark Program by Reinhold P. Weicker

Language:CLicense:NOASSERTIONStargazers:70Issues:59Issues:1

meta-sifive

SiFive OpenEmbedded / Yocto BSP Layer

riscv-linux

RISC-V Linux Port

Language:CLicense:NOASSERTIONStargazers:30Issues:30Issues:0

pydevicetree

Python Library for Parsing Devicetree Source v1

Language:PythonLicense:Apache-2.0Stargazers:23Issues:50Issues:6
Language:CLicense:GPL-2.0Stargazers:18Issues:24Issues:0

riscv-vector-intrinsic-fuzzing

A random fuzz generator for the RISC-V vector extension intrinsics

Language:CLicense:Apache-2.0Stargazers:16Issues:5Issues:8

buildroot

Buildroot, making embedded Linux easy. Note that this is not the official repository, but only a mirror. The official Git repository is at http://git.buildroot.net/buildroot/. Do not open issues or file pull requests here.

Language:MakefileLicense:NOASSERTIONStargazers:15Issues:23Issues:0

riscv-binutils-gdb

RISC-V port of GDB

Language:CLicense:GPL-2.0Stargazers:15Issues:26Issues:0

riscv-gnu-toolchain

GNU toolchain for RISC-V, including GCC

Language:CLicense:NOASSERTIONStargazers:15Issues:27Issues:0

qemu

Official QEMU mirror. Please see http://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.

Language:CLicense:NOASSERTIONStargazers:12Issues:4Issues:0

cmsis-svd-generator

Generates CMSIS-SVD xml files from DTS info and Register templates

Language:PythonLicense:Apache-2.0Stargazers:9Issues:41Issues:3

ldscript-generator

Freedom Metal Linker Script Generator

Language:PythonLicense:Apache-2.0Stargazers:8Issues:45Issues:1

sifive-intrinsic-doc

Intrinsic document for SiFive specific instruction

Language:CStargazers:4Issues:2Issues:0

soscl

SiFive Open Source Cryptographic Library

Language:HTMLLicense:MITStargazers:3Issues:4Issues:0

trace-decoder-tests

Tests for SiFive trace decoder

Language:AssemblyStargazers:3Issues:36Issues:0

openocdcfg-generator

OpenOCD Configuration Generator for Freedom Metal

Language:PythonLicense:Apache-2.0Stargazers:2Issues:46Issues:0

chipyard

An Agile Chisel-Based SoC Design Framework

Language:ScalaLicense:BSD-3-ClauseStargazers:1Issues:3Issues:0

duh-bus

🚌 Bus definition DUH documents

Language:JavaScriptLicense:Apache-2.0Stargazers:1Issues:46Issues:19

lzbench

lzbench is an in-memory benchmark of open-source LZ77/LZSS/LZMA compressors

Language:CStargazers:1Issues:0Issues:0

riscv-glibc

RISC-V port of GNU's libc

Language:CLicense:GPL-2.0Stargazers:1Issues:23Issues:0

keystone-sm-private

Keystone security monitor library for opensbi

Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0

vcdrom

Browser based VCD Viewer

Language:JavaScriptLicense:MITStargazers:0Issues:2Issues:0

metal-depend

Generate source dependencies for freedom-metal applications based on a Device Tree file

Language:PythonLicense:Apache-2.0Stargazers:0Issues:4Issues:0

riscv-overlay-example

A RISC-V overlay example

Language:CStargazers:0Issues:2Issues:1