codes in verilog for FPGA
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool
verilog code for 4 bit adder subtractor
.xdc file is the constraints file for basys3 FPGA board.