shreyas1998

shreyas_turing's repositories

Language:Verilog4 20

Language:Verilog3 20

Language:C++NOASSERTION2 20

Language:Verilog2 20

An analytical cost model of DNN Dataflows (http://synergy.ece.gatech.edu/tools/maestro/)

Language:C++MIT2 10

Links to various project done during ECE master's degree at UT Austin

This is a collection of works on neural networks and neural accelerators.

Explore the energy-efficient dataflow scheduling for neural networks.

Language:PythonBSD-3-Clause2 10

PyRL: a Python Reinforcement Learning Library

Language:PythonMIT2 10

just a sample repository(my first one)

Language:Python1 10

FPGA implementation of Wallace, Dadda, Array and Booth Multipliers

Language:Verilog100

This repo is for demonstration purposes only.

Language:HTML1 10