ss (shishu8385)

shishu8385

Geek Repo

Company:ime

Location:beijing

Home Page:https://www.zhihu.com/people/shishu8385

Github PK Tool:Github PK Tool

ss's repositories

git_book

教材对应的源码

Language:Jupyter NotebookLicense:GPL-3.0Stargazers:1Issues:1Issues:0

Odd_Fre

奇数50%占空比分频

Language:VerilogStargazers:1Issues:1Issues:0
Stargazers:0Issues:1Issues:0

Coursera-ML-AndrewNg-Notes

吴恩达老师的机器学习课程个人笔记

Language:HTMLStargazers:0Issues:1Issues:0

Cross-edge-Computation-Offloading

A python package of Cross-edge Computation Offloading (CCO) algorithm and its distributed version, Decor for Mobile Edge Computing (MEC).

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

Deep-Residual-Shrinkage-Networks

The deep residual shrinkage network is a variant of deep residual networks.

Language:PythonStargazers:0Issues:0Issues:0

DL-based-Intelligent-Diagnosis-Benchmark

Source codes for the paper "Deep Learning Algorithms for Rotating Machinery Intelligent Diagnosis: An Open Source Benchmark Study"

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

Dolph_Chebyshev_Fir_Coefficient_Generator

Dolph_Chebyshev_Fir_Coefficient_Generator_Using_Cpp

Language:C++License:GPL-3.0Stargazers:0Issues:1Issues:0

donkeycar

Open source hardware and software platform to build a small scale self driving car.

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

e200_opensource

The Ultra-Low Power RISC Core

Language:VerilogLicense:Apache-2.0Stargazers:0Issues:1Issues:0

ex_FSM

做个浮点转定点测试

Language:VerilogStargazers:0Issues:1Issues:0

fanqiang

翻墙-科学上网

Language:JavaScriptStargazers:0Issues:1Issues:0

fpga

The USRP™ Hardware Driver FPGA Repository

Language:VerilogStargazers:0Issues:1Issues:0

hackrf

low cost software radio platform

Language:CLicense:GPL-2.0Stargazers:0Issues:0Issues:0

hw

RTL, Cmodel, and testbench for NVDLA

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:1Issues:0

kubeedge

Kubernetes Native Edge Computing Framework (project under CNCF)

License:Apache-2.0Stargazers:0Issues:0Issues:0
Language:MATLABStargazers:0Issues:1Issues:0

Open-FPGA

Devotes to open source FPGA

Language:VerilogStargazers:0Issues:0Issues:0

openwifi

open-source IEEE802.11/Wi-Fi baseband chip/FPGA design

Language:CLicense:AGPL-3.0Stargazers:0Issues:1Issues:0

python_tools

Python常用库以及第三方package的使用笔记

Stargazers:0Issues:1Issues:0

RISC-V-On-PYNQ

RISC-V Integration for PYNQ

Language:TclLicense:NOASSERTIONStargazers:0Issues:1Issues:0

riscv-qemu

QEMU with RISC-V (RV64G, RV32G) Emulation Support

Language:CLicense:NOASSERTIONStargazers:0Issues:1Issues:0
Stargazers:0Issues:1Issues:0
Stargazers:0Issues:0Issues:0

spi_core

Simple but good enough spi core

Language:VerilogLicense:GPL-3.0Stargazers:0Issues:1Issues:0

spi_prj

spi_prj

Stargazers:0Issues:1Issues:0

SPI_VERILOG

SPI_VERILOG based on xilinx spartan 6

Stargazers:0Issues:1Issues:0

task-offloading-edge-computing

Simulation code for multi-user offloading in edge computing newtorks

Language:MATLABStargazers:0Issues:1Issues:0

ThinkDSP

Think DSP: Digital Signal Processing in Python, by Allen B. Downey.

Language:Jupyter NotebookStargazers:0Issues:0Issues:0

uhd

The USRP™ Hardware Driver Repository

Language:C++License:NOASSERTIONStargazers:0Issues:0Issues:0