sbourdeauducq / serdes-tdc

SERDES-based TDC core for Spartan-6

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Time to Digital Converter core for Spartan-6 FPGAs
==================================================

Directory organization:
   core/            VHDL sources of the TDC core.
   demo/            Demonstration design for the SPEC board.
   doc/             Documentation.
   hostif/          Optional host interface.

About

SERDES-based TDC core for Spartan-6


Languages

Language:Verilog 83.7%Language:C 12.6%Language:Assembly 1.8%Language:VHDL 1.8%Language:Python 0.1%Language:Objective-C 0.0%