RustSBI (rustsbi)

RustSBI

rustsbi

Geek Repo

Extensible, 100% Rust RISC-V bootloader environment

Location:World

Home Page:https://github.com/rustsbi

Github PK Tool:Github PK Tool

RustSBI's repositories

rustsbi

RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For binary download see https://github.com/rustsbi/prototyper.

Language:RustLicense:MITStargazers:943Issues:18Issues:13

rustsbi-qemu

QEMU platform SBI support implementation, using RustSBI

Language:RustLicense:NOASSERTIONStargazers:119Issues:2Issues:19

rustsbi-tutorial

rustsbi 开发教程

Language:RustLicense:WTFPLStargazers:34Issues:1Issues:0

awesome-rustsbi

A curated list of awesome things related to rustsbi

License:MITStargazers:33Issues:4Issues:0

rustsbi-k210

Kendryte K210 SBI support using RustSBI, provides privileged spec 1.12 environment by emulating it using 1.9.1

xuantie

Low level access to T-Head Xuantie RISC-V processors

Language:RustLicense:NOASSERTIONStargazers:32Issues:2Issues:1

slides

All public report slides and articles related to RustSBI

Language:RustStargazers:27Issues:4Issues:0

standalone

Rapid prototyping and selection package for pure-Rust RISC-V firmware, with RustSBI + UEFI or RustSBI + LinuxBoot

serde-device-tree

Serialize & deserialize device tree binary using serde

Language:RustLicense:NOASSERTIONStargazers:21Issues:1Issues:0

sbi-rt

Simple RISC-V SBI runtime library; designated for supervisor use

Language:RustLicense:MITStargazers:18Issues:2Issues:2

rustsbi-hifive-unmatched

RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core

rustsbi-d1

RustSBI bootloader firmware and debug suite for Allwinner D1 SoC boards, including Nezha, Lichee and more

plic

Rust support for RISC-V Platform-Level Interrupt Controller

Language:RustLicense:MITStargazers:10Issues:3Issues:0

sbi-spec

Definitions and constants in RISC-V Supervisor Binary Interface (RISC-V SBI)

Language:RustLicense:MITStargazers:9Issues:3Issues:4

sifive-core

Low level access to SiFive RISC-V processor cores

Language:RustLicense:NOASSERTIONStargazers:5Issues:2Issues:0

sophgo-hal

Sophgo chips support, including componentized hardware abstraction layer (HAL) and ROM runtime library

Language:RustLicense:MITStargazers:5Issues:1Issues:0

sbi-testing

RISC-V SBI environment test suite

Language:RustLicense:MITStargazers:4Issues:1Issues:1

hpm6750-pac

Embedded Rust Peripheral Access Crate for HPMicro HPM6750 chip series

Language:RustLicense:MulanPSL-2.0Stargazers:2Issues:1Issues:0

prototyper

RustSBI prototyper

Language:RustLicense:MITStargazers:2Issues:3Issues:0

base-address

Static and dynamic base address for peripheral buses.

Language:RustLicense:MITStargazers:1Issues:3Issues:0

clic

Core-Local Interrupt Controller (CLIC) RISC-V Privileged Architecture Extensions Rust crate support

Language:RustLicense:NOASSERTIONStargazers:1Issues:2Issues:0

qemu-docker

Docker image with QEMU for testing rustsbi-qemu

Language:ShellLicense:MITStargazers:0Issues:1Issues:0

rustsbi-allwinner-nezha

Bootloader environment for Allwinner Nezha board with Allwinner D1 chip, XuanTie C906 RISC-V core.

Stargazers:0Issues:1Issues:0

rustsbi-hifive-unleashed

RustSBI bootloader support for 2018 HiFive Unleashed board

Stargazers:0Issues:1Issues:0

rustsbi-qemu-penglai

RustSBI QEMU implementation with Penglai-TVM enclave support

Stargazers:0Issues:4Issues:0

rustsbi-xiangshan

RustSBI bootloader support for XiangShan Open-source processor

Stargazers:0Issues:1Issues:0