Giters
rsd-devel
/
rsd
RSD: RISC-V Out-of-Order Superscalar Processor
Geek Repo:
Geek Repo
Github PK Tool:
Github PK Tool
Stargazers:
937
Watchers:
34
Issues:
42
Forks:
97
rsd-devel/rsd Issues
error running the Makefile.verilator.mk
Updated
a month ago
Comments count
3
[Bug Report] `fflags.DZ` set incorrectly after `fdiv.s` instruction
Closed
2 months ago
Comments count
3
[Bug Report] Wrong result of `+0` minus `+0`
Updated
2 months ago
Comments count
9
[Bug Report] Wrong sign bit when 0 is multiplied by a negative number
Updated
2 months ago
Comments count
3
[Bug Report] OF flag bit in fflags is not set correctly after fdiv.s instruction
Closed
2 months ago
Comments count
1
[Bug Report] RSD didn't update fflags.NX correctly after fnmadd.s instruction
Closed
2 months ago
Comments count
1
[Bug Report] `fflags.NV` is not set correctly after `fsqrt.s` instruction
Closed
2 months ago
Comments count
1
[Bug Report] `fflags.UF` is not set correctly after `fdiv.s` instruction
Closed
2 months ago
Comments count
1
[Bug Report] `fflags` records the accumulated status incorrectly
Closed
2 months ago
Comments count
1
Cache and BP Disable Possible Way
Closed
4 months ago
Comments count
6
[Bug Report] Incorrect upward rounding result of fsub.s instruction
Updated
4 months ago
Comments count
3
[Bug Report] SD bit in mstatus doesn't update when FS=11
Updated
5 months ago
Comments count
3
[Bug Report] RSD doesn't update mstatus after `mret` instruction
Closed
6 months ago
Comments count
3
PC becomes 0x00000000 after jump to 0x80000000 to execute auipc instruction
Closed
6 months ago
Comments count
7
Report 'Memory address 0x1e38 is invalid' when running helloworld.elf in spike
Closed
6 months ago
Comments count
4
Error when run in verilator: no viable conversion from 'const VlWide<92>' to 'const uint32_t [92]'
Closed
7 months ago
Comments count
2
Off by one error in leading 0 count loop?
Closed
7 months ago
Comments count
1
Wiki issue
Closed
7 months ago
Comments count
2
cannot convert ‘const VlWide<92>’ to ‘const uint32_t (&)[92]’ {aka ‘const unsigned int (&)[92]’}
Closed
a year ago
Comments count
10
wrong pointer used for poping btb queue
Updated
a year ago
Comments count
2
Add benchmark / resource usage information
Updated
2 years ago
Comments count
8
compile.tcl file is deprecated
Closed
2 years ago
Comments count
4
Benchmark access (RSD-env)
Updated
2 years ago
Comments count
2
Does RSD support Supervisor mode or User mode?
Closed
2 years ago
Comments count
2
Can RSD set the access permissions on a certain memory address?
Closed
3 years ago
Comments count
2
Meltdown on RSD processor
Closed
3 years ago
Comments count
1
About the reset cycle
Closed
3 years ago
Comments count
1
Illegal shift instructions don't raise illegal instruction exceptions
Updated
3 years ago
The low bit of mepc is not updated correctly
Updated
3 years ago
Attempts to access a non-existent CSR don't raise illegal instruction exceptions
Updated
3 years ago
Any provision for secure coding?
Closed
3 years ago
Comments count
1
Installing Konata
Closed
3 years ago
Comments count
1
Issues while compiling the code
Closed
3 years ago
Comments count
4
Konata Wrong Statistics
Closed
3 years ago
Comments count
2
UnicodeDecodeError for RunTest.py script when running tests on Docker
Updated
3 years ago
Comments count
1
Use C libraries like string.h and stddef.h
Updated
4 years ago
Comments count
1
Booting Linux
Closed
4 years ago
Comments count
1
Vivado synth 8-659 : type mismatch in port association
Closed
4 years ago
Comments count
1
flow to synthesis netlist and bitstream from Vivado alone
Closed
4 years ago
Comments count
2
Any plan about supporting compressed extension?
Closed
5 years ago
Comments count
10
Github seems unable to detect this repo as Apache 2.0 licenced
Closed
5 years ago
Comments count
1
Add to LiteX ecosystem?
Updated
5 years ago
Comments count
3