Roman Dobrodii (romavis)

romavis

Geek Repo

Location:Poland

Github PK Tool:Github PK Tool

Roman Dobrodii's repositories

pymenuconfig

Frontend to Kconfiglib based on Tkinter that resembles classic 'menuconfig'

Language:PythonLicense:ISCStargazers:14Issues:4Issues:1

winnwt5

Control application for NWT network analyzers

rs_matlab

Reed-Solomon over GF(2^m) implementation in MATLAB 2011a

Language:MATLABStargazers:8Issues:5Issues:0

lwdo-sdr-fw

LWDO-SDR firmware (FPGA & FTDI)

Language:VerilogLicense:MITStargazers:7Issues:3Issues:0

lomiloop

Wideband 50 kHz to 30 MHz small receiving loop antenna amplifier

License:NOASSERTIONStargazers:6Issues:2Issues:0

LoranC

LORAN C (USSR "Chayka") receiver project

Language:IDLLicense:NOASSERTIONStargazers:5Issues:4Issues:0

lwdo-sdr-hw

LWDO-SDR - experimental LF/VLF SDR timing receiver

License:NOASSERTIONStargazers:5Issues:3Issues:0

eeenote-kernel

EeeNote EA-800 support for mainline kernel

Language:CLicense:NOASSERTIONStargazers:2Issues:4Issues:1

loran_datatest

Loran-C signal locking and tracking software. Test version that reads signal from file

Language:CStargazers:2Issues:3Issues:0

metra-m1t380-doc

Metra M1T380 multimeter documentation and reverse-engineering

Language:HTMLLicense:MITStargazers:1Issues:1Issues:0

metra-m1t380-tools

Tools for hacking Metra M1T380 multimeter

Language:C++License:MITStargazers:1Issues:1Issues:0

STM32_Experiments

Custom embedded printf(), float-to-string conversion, STM32F4 init routintes..

Language:CLicense:LGPL-2.1Stargazers:1Issues:0Issues:0

connect-minifit.pretty

KiCad Pcbnew modules: Molex Mini-Fit-like connectors

Stargazers:0Issues:2Issues:0

hpglope

Emualtes HPGL plotter on a UART port, plots received pages and saves to PNG or PDF

Language:PythonLicense:MITStargazers:0Issues:1Issues:0

pyftdi

FTDI device driver written in pure Python

License:NOASSERTIONStargazers:0Issues:0Issues:0

pyOCD

Open source Python library for programming and debugging Arm Cortex-M microcontrollers

License:Apache-2.0Stargazers:0Issues:0Issues:0

rggen-verilog-rtl

Common Verilog RTL modules for RgGen

License:MITStargazers:0Issues:0Issues:0

verilog-axis

Verilog AXI stream components for FPGA implementation

Language:PythonLicense:MITStargazers:0Issues:0Issues:0