Verilog source for the extension
DuyTrandeLion opened this issue · comments
Hello, may I ask where can I find the verilog source for this extension? Thanks.
there is no definitive "source" for the extensions but there are reference implementations https://github.com/riscv/riscv-bitmanip/tree/main-history/verilog