ranjith-dhananjaya / 20GHz-integer-N-PLL-in-65nm-CMOS-process

Design of a frequency synthesizer to generate the 20 GHz output signal from 100 MHz input using 𝑉𝐷𝐷 of 1.2V in Cadence 65nm CMOS process

Geek Repo

Github PK Tool