This repository uses the Chisel3 Project Template commit 014630f and is a testbed for learning chisel.
Chisel descriptions are located under src/main/scala/*. Output verilog files are generated under output/*.
Licensed under a modified BSD license.
Please see here for more details