mocrobenchmark

python3 postElaborating.py swrdma PkgGen -t -p

PkgGen module problem

when io_start signal go 0 from 1 and write is doing, will waiting for ready signal

About

Languages

Language:SystemVerilog 51.8%Language:Scala 21.8%Language:C 16.0%Language:Tcl 5.0%Language:C++ 3.5%Language:Python 1.2%Language:Verilog 0.4%Language:Shell 0.1%Language:CMake 0.1%Language:Makefile 0.0%