This is a simulation based VHDL code developed in Xilinx to demonstrate a 4-bit PN sequence generator.
Geek Repo:Geek Repo
Github PK Tool:Github PK Tool
