Prajwal D Nayak's repositories
Synchronous-FIFO
Verilog and systemverilog projects
Language:VerilogMIT000
Language:SystemVerilogMIT000
Language:VerilogMIT000
Language:SystemVerilogMIT000
Processor
Simple Processor is created in verilog and tested
Language:Verilog000