poweihuang17's repositories

CCiA

:book: C++ Concurrency in Action - Practical Multithreading

Language:C++License:BSL-1.0Stargazers:1Issues:2Issues:0

gpgpu-sim_distribution

GPGPU-Sim provides a detailed simulation model of a contemporary GPU (such as NVIDIA's Fermi and GT200 architectures) running CUDA and/or OpenCL workloads and now includes an integrated (and validated) energy model, GPUWattch.

Language:C++License:NOASSERTIONStargazers:1Issues:2Issues:0

algorithm

Algorithm Problems I solved... as a hobby

Language:PythonStargazers:0Issues:2Issues:0

competitive-programming

my foray into the world of competitive programming

Language:C++Stargazers:0Issues:2Issues:0

competitive-programming-book

Data Structures & Algorithms From Competitive Programming Book

Language:JavaStargazers:0Issues:2Issues:0

D-Spur

The code for our Robot.

Language:C++Stargazers:0Issues:6Issues:0
Language:AssemblyStargazers:0Issues:2Issues:0

f32c

A 32-bit RISC-V / MIPS retargetable CPU core

Language:VHDLStargazers:0Issues:2Issues:0

Open_GPGPU

An open source GPGPU systemverilog project.

License:MITStargazers:0Issues:2Issues:0

pulpino

An open-source microcontroller system based on RISC-V

Language:CLicense:NOASSERTIONStargazers:0Issues:2Issues:0

research

dataset and code for 2016 paper "Learning a Driving Simulator"

Language:PythonLicense:BSD-3-ClauseStargazers:0Issues:2Issues:0

ridecore

RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:2Issues:0

riscv-boom

Berkeley Out-of-Order Machine

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

riscv-fesvr

RISC-V Frontend Server

Language:C++License:NOASSERTIONStargazers:0Issues:2Issues:0

rocket

Rocket Microarchitectural Implementation of RISC-V ISA

Language:ScalaLicense:NOASSERTIONStargazers:0Issues:0Issues:0

yarvi

Yet Another RISC-V Implementation

Language:VerilogStargazers:0Issues:2Issues:0