👋 Hi! I'm Petro Mozil, a student at UCU. I'm currenly learning SystemVerilog, FPGA and compiler theory, at least trying to :(. I'm moderately good at Zig, C/C++, Haskell, Rust and Python. Also, async CPUs rock