petersn / sat-synthesis

CEGIS loop for exact synthesis of minimal circuits using SAT solvers

Geek Repo

Github PK Tool