Giters

openhwgroup / cvw

CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

regression-wally --testfloat produces many warnings

davidharrishmc opened this issue · comments

commented

grepwarn produces many warnings on testbench-fp.sv about accessing nonexistent bits in certain configs.

regression-wally --testfloat

/home/harris/cvw/sim/questa/logs/fdh_ieee_rv64gc_fma.log:# ** Warning: /home/harris/cvw/testbench/testbench_fp.sv(780): (vlog-2697) MSB 126 of part-select into 'Ans' is out of bounds.
commented

Replicate directly with
wsim --tb testbench_fp fh_ieee_rv64gc mul

commented

Fixed with PR#791