oldcityustc's repositories

corundum

Open source, high performance, FPGA-based NIC

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

ddr3-controller

A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs

Language:VerilogStargazers:0Issues:0Issues:0

dpdk_pktgen

Building a high performance - Linux Based Traffic generator with DPDK

Language:ShellStargazers:0Issues:1Issues:0

dpdk_pktgen_virtio

dpdk20.02 + pktgen20.03

Stargazers:0Issues:0Issues:0

lbus_axis_converter

Lbus to AXI4-Stream converter in verilog

Language:VerilogLicense:MITStargazers:0Issues:0Issues:0

net2axis

Verilog network module. Models network traffic from pcap to AXI-Stream

Language:VerilogLicense:ISCStargazers:0Issues:0Issues:0

Nevis

tips for Nevs

Stargazers:0Issues:1Issues:0

pktgen_dpdk_cx5

pktgen20.03+dpdk20.02+cx5

Language:CStargazers:0Issues:0Issues:0

riffa

The RIFFA development repository

Language:VerilogLicense:NOASSERTIONStargazers:0Issues:0Issues:0

stanford-tensorflow-tutorials

This repository contains code examples for the Stanford's course: TensorFlow for Deep Learning Research.

Language:PythonLicense:MITStargazers:0Issues:0Issues:0

sv_study

system verilog study based on 1800-2017 IEEE

Stargazers:0Issues:0Issues:0

Theano

Theano is a Python library that allows you to define, optimize, and evaluate mathematical expressions involving multi-dimensional arrays efficiently. It can use GPUs and perform efficient symbolic differentiation.

Language:PythonLicense:NOASSERTIONStargazers:0Issues:0Issues:0
Stargazers:0Issues:2Issues:0
Stargazers:0Issues:0Issues:0

verilog-axi

Verilog AXI components for FPGA implementation

License:MITStargazers:0Issues:0Issues:0

verilog-ethernet

Verilog Ethernet components for FPGA implementation

License:MITStargazers:0Issues:0Issues:0

verilog-pcie

Verilog PCI express components

Language:VerilogLicense:MITStargazers:0Issues:1Issues:0