nturley / tuesday

Experimenting with turning NVC VHDL simulator into a VHDL parsing library

Geek Repo:Geek Repo

Github PK Tool:Github PK Tool

Build statusBuild Status

tuesday

Experimenting with turning NVC VHDL simulator into a VHDL parsing library

About

Experimenting with turning NVC VHDL simulator into a VHDL parsing library

License:GNU General Public License v3.0


Languages

Language:VHDL 62.5%Language:C 35.5%Language:CMake 2.0%